

CMOS NAND Gate

The below figure shows the figure of CMOS or NAND gate. It consists of two series NMOS transistors between γ and ground and two parallel PMOS transistors between γ and V_{DD} as shown below.




Fig: CMOS or NAND gate

Operation:

- 1) If either input A or B is logic 0, at least one of the two NMOS transistors will be turned ^{OFF} breaking the path from γ to ground. But at least one of the PMOS transistors will be ON creating a path from γ to V_{DD} . Hence, the output γ will be high.
- 2) If both the inputs are high, both of the NMOS transistors will be OFF. Hence the output would be ~~OFF~~ at logic low i.e. 0V.